ABSTRACT A dual inverter feeding an open-end winding permanent magnet synchronous motor drive system can realize controllable power sharing or power flow between two independent power sources without a dc/dc converter. The two power sources can be selected among many options, such as fuel cells, engine generators, batteries, and supercapacitors. In this paper, the dual inverter's voltage vector distribution and power flow principles are discussed. Based on the analyses of the overlapping area of the two inverters' modulation ranges, the dual inverter's modulation capability is exploited sufficiently. A novel voltage vector distribution strategy is proposed based on a dual space vector pulse-width modulation control scheme, which is composed of four patterns using basic voltage vectors, single-saturated vectors, double-saturated vectors, and linear-saturated vectors, respectively. By selecting the most suitable pattern, the power-sharing demand can be met in its maximum range while the switching frequencies of the two inverters are lowered and wellbalanced. Simulation results confirm the validity and the advantages of the proposed strategy and clarify the power-sharing range in the entire operating range of the motor. This system also provides a scheme for energy management in electric vehicle applications. 
INDEX TERMS
Output power of inverter1 P inv2 Output power of inverter2 P mot Input power of the OW-PMSM r Power-sharing ratio of inverter1 D Pinv1
Inverter1's output power difference D Pinv1_BV Inverter1's output power difference of basic voltage vector pattern D Pinv1_DS Inverter1's output power difference of dual-saturated vector pattern e max Power following error tolerance of inverter1
I. INTRODUCTION
Open-end winding motors, especially the open-end winding permanent magnet synchronous motor (OW-PMSM), are becoming a popular research topic in electric vehicle (EV) and hybrid-electric vehicle (HEV) applications [1] - [4] . An open-end winding motor can be easily transformed from a traditional machine by opening its neutral point of the Y-connected stator winding. Each end of the stator winding can be fed by an independent inverter leg, which means an open-end winding motor can be powered by two separated inverters. This dual inverter configuration, referred to as an OW-PMSM fed by a dual two-level inverter, in particular, shown in Figure 1 , has more advantages over traditional motor drive systems with a single inverter in electric vehicle applications. With the same DC-bus voltage, the OW-PMSM can obtain a higher phase voltage and more voltage levels with the additional inverter, resulting in a larger speed range and more accuracy in the current control [5] - [11] . Moreover, the power flow between two inverters is controllable. When the dual inverter is powered by two independent power sources, the energy management between power sources can be achieved by controlling the power flow between two inverters, with no need for the traditional DC/DC converter [11] - [14] . However, this configuration does have its own problems. The frequency of switch commutations of inverter legs is higher due to the usage of two inverters, which will cause more inverter loss. The cooperative control of the two inverters is also a difficulty because it is required to manage the power flow between two inverters while synthesizing the expected voltage vector of the motor accurately. There are mainly two types of the cooperative control methods of the dual inverter. One is letting the dual inverter act as one multilevel operator, while the other is making the dual inverter act as two independent two-level operators [13] - [19] .
The first type is often used in the configuration where the two inverters share a common DC-bus to suppress the zero-sequence current. For the configuration with two isolated power sources, Kumar et al. [15] proposed a strategy of clamping one inverter to a particular voltage vector for a minimum period of one switching cycle while the other one is compensating the rest of the motor's expected voltage vector. Somasekhar et al. [16] improved this strategy by clamping the two inverters in turn and using a specific switching combination so that the switching duty for each inverter is equal, and the common-mode voltage is lowered. Casadei et al. [17] studied the multilevel operation of the dual inverter. By dividing each sector of the modulation range into 3 regions and using different vector combinations in these regions, the proposed method could regulate the power sharing of two power sources in a specified range [17] . Because the two inverters are combined into one operator, this type of method often has a simple control structure, and the switching frequency of inverter devices is usually lower than the second type. However, it requires that the DC-bus voltages of two inverters are equal or in a specific ratio. For example, the dual inverter operates in four-level mode when the voltage ratio is 2:1. In addition, this type of method usually cannot manage the power flow between two power sources, or the powersharing range is narrow and underutilized, due to the inherent attribute of multilevel operators.
The second type of method controls two inverters separately. Usually, the two inverters are both under space vector pulse-width modulation (SVPWM), or one is under SVPWM while the other is under a special modulation method. For the dual SVPWM control scheme, the strategy is mainly concerned with the voltage vector distribution. Welchko [13] proposed three voltage vector distribution methods to achieve different power flow effects, aiming to maximize the output power of the primary power source, maximize the available system voltage to the motor while the secondary power source outputs only reactive power, and maximize the input power and voltage of the motor accordingly. Pan et al. [18] also proposed a voltage vector distribution method. By setting the main inverter prioritized in voltage utilization and the compensating inverter taking only reactive voltage as far as possible, the inverter efficiency is improved [18] . For the control scheme with one SVPWM and one other method, Sun et al. [19] proposed a strategy called a hybrid pulse-width modulation (PWM) technique, which applies a double-vector-based PWM to the main inverter while the compensating inverter uses SVPWM to compensate the reactive power. This control scheme sharply reduces the switching frequency of the main inverter so that the high inverter loss of the second type of method is lowered. Because the expected voltage vectors of two inverters need to be calculated and the two inverters need to be controlled separately, this type of method has a more complicated control structure. However, it has more advantages. The DC-bus voltages of two inverters can be set in any ratio and are allowed to vary during the operation due to the independent control of two inverters. In addition, the voltage vector distribution can fully utilize the modulation ranges of two inverters, so that the power sharing between two power sources can be realized in the full range.
By distributing the expected voltage vector in a specific way, the second type of method can also reach a relatively low inverter switching frequency.
In our previous work, based on the dual SVPWM control scheme, we proposed three different voltage vector distribution methods, which are the low switching frequency method, accurate power following method, and the linear partition method [20] . By the proposed selection strategy, the expected voltage vector can be distributed properly according to the operating conditions to make the output power of the main power source follow the desired value with a specific accuracy. However, because the analyses are based on inverter1's modulation range and ignore the influence of inverter2, the modulation capability of the two inverters is still not fully utilized. In addition, the switching frequency of inverter2 is not optimized, causing a relatively high and unbalanced inverter loss. This paper is organized as follow. In Section II, the principles of the dual inverter's voltage vector distribution, power flow and voltage vector synthesizing in SVPWM are discussed. Section III introduces four voltage vector distribution patterns based on the dual SVPWM control scheme, using basic voltage vectors, single-saturated vectors, doublesaturated vectors, and linear-saturated vectors, respectively. By their selection strategy, the proper type of saturated voltage vectors is selected, the inverter switching frequency can be lowered significantly while reaching the desired power sharing effect. Also, the computational complexity of the proposed methods is discussed. In Section IV, the overall configuration of the OW-PMSM drive system is presented, and a detailed simulation is executed to verify the proposed control scheme.
The proposed voltage vector distribution strategy is based on the analyses of the overlapping area of the two inverters' modulation ranges. The interaction of the two inverters' modulation capability is sufficiently excavated. Every vertex and every side of the feasible region of the voltage vector distribution is considered by the four patterns so that this feasible region is fully utilized and the range of power sharing between the two inverters is maximized. The wide usage of basic and saturated voltage vectors lowers the inverter switching frequency and so the inverter loss of the dual inverter.
In particular, the Clarke transformation and Park transformation among different coordinates in this paper are in equivalent form, which means the coefficient of the transformation matrix is √ 2/3 instead of 2/3.
II. OPERATING PRINCIPLES
This section addresses the principles and mathematical model of the dual inverter's voltage vector distribution and power flow. The component vectors of SVPWM are also discussed, and the synthetic voltage vectors are classified according to the number of switch commutations in a control period. 
A. PRINCIPLES AND MODELING OF THE DUAL INVERTER'S VOLTAGE VECTOR DISTRIBUTION AND POWER FLOW
In this dual SVPWM control scheme, each inverter generates a voltage vector separately. Shown in Figure 2 , if we equally divide power source1 and power source2 by their voltages V dc1 and V dc2 , we obtain the midpoint m and n. By using the inverter phase voltages, which are the voltages between each inverter output leg and the corresponding midpoint, the voltage vector generated by each inverter can be determined. 
In the expressions, e j0 , e j2π/3 and e j4π/3 are spatial operators representing the three phases' directions.
If we define the stator voltage vector of the OW-PMSM as − u s , it can be synthesized by the motor's phase voltages u AX , u BY and u CZ in the same way:
To acquire the relation among − u s1 , − u s2 and − u s , using Kirchhoff's law, the motor's phase voltages can be expressed by inverter phase voltages, shown by (3):
where u mn is the voltage difference between the two power sources' midpoints m and n.
By substituting (3) and (1) into (2), the relation among − u s1 , − u s2 and − u s can be obtained:
From (4) midpoint voltage difference u mn , which is an important characteristic. In fact, u mn has an identical effect on each phase voltage of the OW-PMSM. They counteract each other and finally leave no effect on − u s . In other words, u mn acts as a zero-sequence component in the motor's stator plane. Figure 3 shows the schematic diagram of the voltage vector distribution and power sharing. In Figure 3, 
Because the directions of i AX , i BX and i CX are from inverter1 to inverter2, the stator current vector observed from inverter2 has an opposite direction to that observed from inverter1. Then, the output power of inverter1 and inverter2 can be obtained from the voltage and current vectors:
where P inv1 is the output power of inverter1, and P inv2 is the output power of inverter2. In Figure 3, It is important to notice that the feasible region of the voltage vector distribution is either a part of one hexagon as Figure 3 shows or an entire hexagon when one inverter's modulation range completely covers the other, it is a convex polygon. That means the boundary line of power sharing l Pl or l Ph must intersect this feasible region at one of its vertexes or a whole side when they have a same slope, instead of more than one vertex or some point on one of its side. This is also a vital feature of the voltage vector distribution. In other words, the limit condition of power sharing must occur at a vertex of the feasible region of the voltage vector distribution. That is, if we want P inv1 to reach its maximum or minimum value, we simply need to check the vertexes of this feasible region, and need not pay attention to other points on the edges or inside the polygon.
B. PRINCIPLES OF VOLTAGE VECTOR SYNTHESIZING IN SVPWM
The essence of SVPWM is to synthesize the expected voltage vector of an individual inverter by the basic voltage vectors and zero vector in a specific sequence. There are six basic voltage vectors and one zero vector shown in Table 1 , where V dc is the DC-bus voltage of the corresponding inverter. The modulation range of an individual inverter is divided into six sectors by these basic voltage vectors, as shown in Figure 4 (a). 
where a, b and c are the proportional coefficients of − u 1 , − u 2 and the zero vector respectively. If the switching cycle of SVPWM is given as T c , we can obtain the action time of these corresponding component vectors in a cycle as aT c , bT c and cT c . When the action time of the zero vector is placed both in the center and the two ends of the cycle, the current ripple is the lowest, compared to the scheme when the zero vector is placed only in the center or at the two ends. The corresponding switching sequence of inverter legs during one cycle is shown in Figure 4 (b), where S a , S b and S c are the switching states of three inverter legs.
From Figure 4 (b), we can see under normal circumstances that each inverter leg has two switch commutations, so there are six switch commutations in total for an individual inverter in a switching cycle of SVPWM. For the dual SVPWM scheme, this number is doubled to twelve. This will cause significant inverter switching loss. It is also one of the disadvantages of this dual SVPWM scheme.
However, for an individual inverter, once the expected voltage vector is saturated, meaning the vector ending on the edges of the corresponding inverter's modulation range, the situation will change. In addition, considering inverter1 shown in Figure 5 (a) as an example, the saturated − u * s1 is synthesized by only the basic voltage vectors − u 1 and − u 2 , without the zero vector. Thus, we have a + b = 1 and c = 0 here. In Figure 5 (b), because of the absence of the zero vector, only one out of the three inverter legs has two switch commutations, while the switching states of the other two legs remain constant during the entire switching cycle. Thus, there are only two switch commutations for an individual inverter in a switching cycle.
Moreover, if the expected voltage vector is one of the basic voltage vectors, it needs not to be synthesized at all. As shown in Figure 6 , we take − u * s1 = − u 1 as an example; the switching states of three inverter legs remain (100) during the entire switching cycle, which means there are no switch commutations within the switching cycle.
It is interesting to notice that there are no switch commutations at the junction of two switching cycles when the expected voltage vector is unsaturated, which occurs because synthesizing an unsaturated voltage vector needs the participation of the zero vector, and every switching cycle's two ends are both the same zero vectors. From Figure 4 (b), we can see the starting and ending switching states of an unsaturated voltage vector in a switching cycle are both (000). However, when the expected voltage vector is a saturated vector or a basic voltage vector, there might be a switch commutation for each inverter leg at the junction of two switching cycles once the sector of the expected voltage vector changes due to the absence of the zero vector. However, considering the mechanical inertia of the motor's rotor and the electric inertia of the stator currents, the frequency of the sector changing is much lower than the working frequency of SVPWM. That is, even the expected voltage vector is saturated or a basic voltage vector, and switch commutations at the junction of two switching cycles rarely occur. Therefore, compared with the switch commutations within the switching cycle, switch commutations at the junction of two cycles usually can be ignored. Switch commutation amounts of different voltage vector types for an individual inverter are summarized in Table 2 .
Once the expected voltage vector goes beyond the modulation range of the corresponding inverter, it cannot be completely synthesized. This must be checked when the expected motor's stator voltage vector is distributed to the dual inverter. Because the modulation range of an individual inverter is a hexagon instead of a circle, we cannot simply judge it by the amplitude of the expected voltage vector. From Figure 5 (a), we can find that when a + b > 1, the expected voltage vector is out of the corresponding modulation range.
By projecting the expected voltage vector of an individual inverter on the axes perpendicular to its two component adjacent basic voltage vectors separately, we can obtain the proportions of these two basic voltage vectors in the synthesized voltage vector. In addition, using the example shown in Figure 4(a) , where we have
, the proportional coefficients a and b can be calculated as follows:
Therefore, we have:
By (9), we can acquire a + b by the expected voltage vector of the corresponding inverter and the two adjacent basic voltage vectors of the sector in which the expected voltage vector lies. The method to ascertain the sector of the expected voltage vector is introduced in [20] . Thus, whether the expected voltage vector of an individual inverter is beyond the modulation range hexagon can be determined.
III. VOLTAGE VECTOR DISTRIBUTION STRATEGY
The voltage vector distribution is used to calculate the expected voltage vectors of inverter1 and inverter2, namely, − u * s1 and − u * s2 , after the expected stator voltage vector of the OW-PMSM − u * s is determined. From Figure 3 , we know the essence of the voltage vector distribution is to locate point J , the common endpoint of − u * s1 and − u * s2 , in the overlapping area of the two inverters' modulation ranges. In this section, we propose four voltage vector distribution patterns based on the dual SVPWM control scheme. By selecting the most suitable pattern, the inverter switching frequency can be lowered significantly while the power-sharing demand can be met, which means inverter1's output power P inv1 can follow its desired value P * inv1 in a preset accuracy. In addition, the computational complexity of this strategy is discussed.
A. BASIC VOLTAGE VECTOR PATTERN
From Table 2 , we know if one of − u s1 and − u s2 is a basic voltage vector or a zero vector, there will be no switch commutations of the corresponding inverter within the switching cycle, which means the inverter switching frequency, as well as the switching loss, can be greatly reduced. Thus, the basic voltage vector pattern aims to make one inverter output a basic voltage vector or a zero vector, also trying to lower the difference between P inv1 and P * inv1 . There are fourteen candidate vectors in total; half of them are inverter1's six basic voltage vectors and one zero vector, while the others are inverter2's. The specific values of these candidate vectors can be referred to in Table 1 . Then, we must exclude the vectors outside the feasible region of the voltage vector distribution. For the seven candidate vectors of inverter1, from (4), the seven corresponding voltage vectors of inverter2 can be obtained by
Afterward, the procedure introduced in section II (B) is used to check whether these voltage vectors are within hexagon2. For the seven candidate vectors of inverter2, similarly, the seven corresponding voltage vectors of inverter1 can be obtained by
and then checked if they are within hexagon1. After excluding the vectors outside the modulation range, the endpoints of these candidate vectors that are left are the valid solutions of the voltage vector distribution. More specifically, these solutions compose the vertexes of the overlapping area of the two inverters' modulation ranges, except the intersections of the two hexagons' edges. For example, as shown in Figure 3 , vertexes A 1 , C 2 , D 2 and F 1 are the valid solutions of the basic voltage vector pattern. Then, the difference between inverter1's output power P inv1 corresponding to these solutions and the desired value P * inv1 can be obtained as follows:
where D Pinv1 is inverter1's output power difference between the corresponding solution and the desired value. Then, the solution with the minimum D Pinv1 is chosen to be the final solution of the basic voltage vector pattern, and the corresponding output power difference of inverter1 is recorded as D Pinv1_BV , where the subscript BV means basic vector. If there are no valid solutions of the voltage vector VOLUME 6, 2018 distribution, its flag bit of validity F BV will be set from 1 to 0, meaning the basic voltage vector pattern is invalid. This happens only when − u * s is so large that the two hexagons entirely separate. In this situation, the dual inverter cannot synthesize the expected − u * s completely.
B. DUAL-SATURATED VECTOR PATTERN
The basic voltage vector pattern introduced above can always have one inverter outputting basic voltage vectors or a zero vector, but the other inverter has to match up with motor's expected voltage vector so that its switch commutations cannot be reduced, which means under the basic voltage vector pattern there are six switch commutations of both inverters within a switching cycle. However, if both inverters output saturated voltage vectors, according to Table 2 , the switch commutation amount of both inverters can be reduced to four, so the dual-saturated vector pattern has a larger potential to lower the inverter switching frequency than the basic voltage vector pattern. As Figure 3 shows, when − u s1 and − u s2 both end at the intersections of the edges of the two inverters' modulation ranges, they are both saturated. Thus, the voltage vector distribution solutions of the dual-saturated vector pattern are essentially the two intersection points of the two hexagons' edges. In Figure 3 's example, they are point I D1 and I D2 .
Each hexagon's edge consists of six sides. To obtain the intersection points of the two hexagons' edges, we must list the equations of these sides first. If we define O 1 , which is the start point of − u s , also the center of hexagon1, as the coordinate origin, the coordinate of O 2 is (u sD , u sQ ), where u sD and u sQ are the D-axis and Q-axis components of − u s , respectively. Then, the equations of the two hexagons' sides in slope-intercept form are listed in Table 3 . The equation of each side of hexagon1 is y = k i x + b 1i , while for hexagon2 it is y = k j x + b 2j . The subscript i and j are the serial numbers of each side of the corresponding hexagon, from 1 to 6 representing the top side, bottom side, left upper side, right lower side, left lower side, and right upper side, respectively, with each pair of opposite sides sharing a common slope. In addition, the two sides with the same serial number of the two hexagons have the same slope.
If we define I ij as the intersection of hexagon1's No. i side and hexagon2's No. j side, meaning the intersection of line y = k i x + b 1i and line y = k j x + b 2j , its coordinate (x ij , y ij ) can be calculated as follows:
Then, all the intersections of the two hexagons' sides (or their extension lines) can be obtained, as shown in Figure 7 , where l 1 -l 6 are the corresponding sides of hexagon1 and l 1 -l 6 are the corresponding sides of hexagon2. We note that each side has four intersections with four sides of the other hexagon, while the other two are parallel to it. Thus, we actually have 24 intersections in total. Then, we must select the valid intersections of the two hexagons' edges from the 24 intersections. If the intersection is inside the circumscribed circle of the corresponding hexagon, we can confirm this intersection is on the edge of this hexagon. Thus, the valid intersections are those inside the circumscribed circle of hexagon1, as well as hexagon2. These constraints are described in (12) and (13) for hexagon1 and hexagon2, respectively, meaning that if I ij is a valid intersection, it has to satisfy (12) and (13) at the same time.
After checking all 24 intersections by (12) and (13), we can normally obtain two valid intersections. Taking Figure 7 as an example, I 25 and I 61 are the valid intersections, also the solutions of the dual-saturated vector pattern. Then, the difference between P inv1 corresponding to these solutions and the desired value P * inv1 , also known as D Pinv1 , can be acquired by (10 In these two situations, the dual-saturated vector pattern is invalid, so its flag bit of validity F DS will be set from 1 to 0.
As aforementioned, when the feasible region of the voltage vector distribution is a part of one hexagon, as shown in Figure 3 , two of its vertexes are the solutions of the dualsaturated vector pattern while the others are the solutions of the basic voltage vector pattern. In addition, when one hexagon completely covers the other, this feasible region is a whole hexagon, under which circumstance all its vertexes are the solutions of the basic voltage vector pattern. Therefore, it is not hard to find that all the vertexes of this feasible region are the solutions of either the basic voltage vector pattern or the dual-saturated vector pattern. That is, as discussed in section II (A), the limit conditions of power sharing are covered by these two methods, under which circumstances P inv1 can reach its maximum and minimum value.
C. SINGLE-SATURATED VECTOR PATTERN
Although the dual-saturated vector pattern has a great potential to lower the inverter switching frequency, it also has a drawback. Its power difference of inverter1 D Pinv1_DS is uncontrollable. When D Pinv1_DS is beyond our tolerance, the desired power sharing effect cannot be met. The singlesaturated vector pattern has one inverter outputting a saturated voltage vector to lower its switching frequency while the other inverter is outputting a regular voltage vector. In addition, by this method, P inv1 can follow its desired value P * inv1 accurately, meaning equation D Pinv1 = 0 always holds.
As expounded in section II (A) and shown in Figure 3 , all the points on line l P obtain the same P inv1 . Thus, in order to make P inv1 follow its desired value P * inv1 accurately, we need to locate the corresponding l P with all the points on it that have inverter1 outputting the desired power P * inv1 . First, we define the equation of line l P as y = k p x +b p . Because line l P is perpendicular to − i s , the slope of line l P can be determined as follows:
where i sD and i sQ are the D-axis and Q-axis components of − i s , respectively. Point K is the intersection of line l P and the extended line of − i s , as shown in Figure 3 . Then, the length of O 1 K , also the distance between point O 1 and line l P , defined as d P , can be determined by the relation expressed in (6), as shown below: where | − i s | is the amplitude of vector − i s , and we have
sQ . Afterward, the coordinate of point K , which is (x k , y k ), can be calculated as follows:
At last, the Y-intercept of line l P , namely, b P , can be determined:
After the equation of line l P is determined, we actually obtain all the points with their corresponding P inv1 equal to P * inv1 . Then, we need to find the intersections of line l P and the edges of two hexagons to have one inverter outputting a saturated voltage vector.
Similar to the dual-saturated method, if we define I Pi as the intersection of line l P and the No. i side of the corresponding hexagon, meaning the intersection of line y = k p x + b p and line y = k i x + b i , where b i can be b 1i for hexagon1 and b 2i for hexagon2, its coordinate (x Pi , y Pi ) can be calculated as follows:
Then, all the intersections of line l P and the corresponding hexagon's sides (or their extension lines) can be obtained, as shown in Figure 8 , where l 1 -l 6 are the corresponding sides of the hexagon. There are six intersections in total for one hexagon.
To select the valid intersections, the method is the same as the dual-saturated vector pattern, that is, to check whether the intersection is inside the circumscribed circle of the corresponding hexagon. For hexagon1, (12) is used, and for hexagon2, (13) is used. In Figure 8 , I P5 and I P6 are the valid intersections. There are at most two valid intersections for one hexagon, so we will have up to four valid intersections in total. However, they are not the valid solutions of the single-saturated vector pattern yet, because whether they are VOLUME 6, 2018 in the feasible region of the voltage vector distribution is not verified.
When we have a valid intersection, meaning an intersection of line l P and one hexagon's edge, the corresponding inverter will output a saturated voltage vector. We need to use (4) to obtain the voltage vector of the other inverter, then check if it is beyond the inverter's modulation range by the procedure introduced in section II (B). After excluding the intersections out of the modulation range, we acquire the valid solutions. In Figure 3 's example, they are I S1 and I S2 . We note that the valid solutions of the single-saturated vector pattern are the intersections of line l P and the edge of two hexagons' overlapping area, also the feasible region of the voltage vector distribution. If there are two valid solutions, the one whose voltage vector of the unsaturated inverter has a smaller saturation degree will be selected. In addition, if there are no valid solutions of the single-saturated vector pattern, its flag bit of validity F SS will be set from 1 to 0, meaning the singlesaturated vector pattern is invalid.
As aforementioned, the solutions of the basic voltage vector pattern and the dual-saturated vector pattern are allocated at the vertexes of the feasible region of the voltage vector distribution. Now, the solution of the single-saturated vector pattern is allocated on the sides of this feasible region due to the usage of saturated vectors. Thus, the three voltage vector distribution patterns presented above essentially search their solutions on the boundary of the overlapping area of the two hexagons, and the two inverters' modulation capability is exploited sufficiently.
D. LINEAR-SATURATED VECTOR PATTERN
The linear-saturated vector pattern also has two inverters both outputting saturated voltage vectors. However, different from the dual-saturated vector pattern, the linear-saturated vector pattern is only used when the amplitude of − u * s is too large so that the two hexagons entirely separate. with an acceptable accuracy. The last priority is to reduce the switching frequency of the two inverters.
To check inverter1's power following condition, we define the power following error tolerance of inverter1 as e max . If P inv1 is within the range of [P * inv1 − e max , P * inv1 + e max ], we consider that inverter1's output power is following its desired value with an acceptable accuracy. e max can be adjusted according to the control requirements of the two power sources.
The algorithm of this selection strategy is introduced in detail as follows. First, inverter1's power following condition is checked. We have three conditions for it: D Pinv1_DS <= e max , D Pinv1_BV <= e max , and F SS = 1. If any of these conditions holds, it means inverter1's output power can be limited within the range of [P * inv1 − e max , P * inv1 + e max ]; then, the selection will be made among the dual-saturated vector pattern, the basic voltage vector pattern and single-saturated vector pattern. Because the dual-saturated vector pattern has the lowest inverter switching frequency, it will be selected first if D Pinv1_DS <= e max holds. Otherwise, the basic voltage vector pattern will be selected if D Pinv1_BV <= e max holds. The single-saturated vector pattern is the last option because it has the highest inverter switching frequency among the three patterns. If inverter1's output power cannot be limited within the range of [P * inv1 − e max , P * inv1 + e max ], the selection will be made among the dual-saturated vector pattern, the basic voltage vector pattern and the linear-saturated vector pattern. If (F DS = 1) ∨ (F BV = 1) holds, it means that at least one of the first two patterns is valid, and − u * s can be integrally synthesized. Then, if we have D Pinv1_DS <= D Pinv1_BV , meaning the dual-saturated vector pattern has a better accuracy in inverter1's power following, the dual-saturated vector pattern will be selected; otherwise, the basic voltage vector pattern will be selected. If (F DS = 1) ∨ (F BV = 1) does not hold, meaning both the dual-saturated vector pattern and the basic voltage vector pattern are invalid, under which circumstance − u * s cannot be integrally synthesized, 54918 VOLUME 6, 2018 the linear-saturated vector pattern is the only option. The flow chart of this selection strategy is shown in Figure 9 .
There are four examples of the voltage vector distribution strategy shown in Figure 10 . In the first example, there are two situations. When P * inv1 is larger and line l p is outside the feasible region of the voltage vector distribution, shown as l p1 in Figure 10(a) , the solution of the dual-saturated vector pattern is the only choice. When P * inv1 is smaller and line l p is inside the feasible region, shown as l p2 , the choice can be made among the dual-saturated vector pattern, the basic voltage vector pattern and the single-saturated vector pattern. Because the dual-saturated vector pattern has the lowest inverter switching frequency, it is selected when the tolerance range of P inv1 is relatively wide. However, if we have a stricter demand on inverter1's power following, in which situation the dual-saturated vector pattern and the basic voltage vector pattern cannot make P inv1 in its tolerance range, the solution of the single-saturated vector pattern is selected, making P inv1 follow P * inv1 accurately, as shown in Figure 10 (b). In the third example shown in Figure 10 (c), the amplitude of − u * s is relatively low so that the larger hexagon entirely covers the smaller one, in which case the dual-saturated vector pattern is invalid, and the solution of the basic voltage vector pattern is selected. In the fourth example shown in Figure 10(d) , the amplitude of − u * s is so large that the two hexagons have no overlapping area. The linear-saturated vector pattern is the only option, and it can generate the highest amplitude of − u s while holding the direction of − u * s .
F. COMPUTATIONAL COMPLEXITY
We elaborate on the computational complexity of the voltage vector distribution strategy by counting different kinds of statements of the algorithm, in comparison with the standard SVPWM algorithm, as shown in Table 4 .
In the standard SVPWM algorithm for a three-phase twolevel inverter, there are 18 assignment statements and 16 judgment statements in total. (The number of judgment statements in a switch-case structure is determined by the number of branches.) Within these statements, there are 10 instances of an addition or subtraction operation, and 15 instances of a multiplication or division operation. In the proposed strategy, there are 4 voltage vector distribution patterns, including 51 candidate solutions in total that are calculated; finally, the optimal one is selected as the result. In this algorithm, there are up to approximately 230 assignment statements and 120 judgment statements in the worst case. Within these statements, there are approximately 220 instances of an addition or subtraction operation, and 290 instances of a multiplication or division operation. Thus, the computational complexity of the proposed strategy is approximately 15 times greater than the standard SVPWM algorithm. We also compared the execution time between the two algorithms on a computer. In the MATLAB R2015b environment on an Intel i3-4160 platform, the algorithm of the proposed strategy needed 435 µs to be executed while the standard SVPWM algorithm needed 34 µs. The proposed strategy takes approximately 12 times longer to execute than the standard SVPWM algorithm. Thus, not all the processors competent for the SVPWM algorithm can handle the proposed strategy in the same control frequency. To implement the proposed control strategy, a powerful processor is required. Otherwise, the control frequency will be confined by the operating performance of the processor.
IV. SIMULATION OF OW-PMSM DRIVE SYSTEM
In this section, we provide the overall configuration of the OW-PMSM drive system with the control scheme we proposed. The detailed simulation of the drive system is also conducted and the results are analyzed.
A. OVERALL CONFIGURATION
As shown in Figure 11 , the drive system is composed of the drive system circuit and its controller. In the circuit part, as described before, the OW-PMSM is fed by two two-level inverters, and each inverter is powered by an independent power source. The two power sources are electrically isolated.
The capacitors in parallel with the power sources are used to filter the voltage fluctuation and provide necessary reactive power.
The drive system controller receives the expected torque T * e and the desired output power of inverter1 P * inv1 from the upper controller of the vehicle and gives the gate control signals GatesL and GatesR to inverter1 and inverter2, respectively. In the torque regulator, the desired stator current − i * s is calculated to generate the corresponding electromagnetic torque required by the maximum torque per ampere (MTPA) principle in the constant torque region and the constant back electromotive force (CBE) principle in the flux weakening region [21] , [22] . Then, the current regulator provides the desired stator voltage vector − u * s by the stator current error − i s under the PI control law. Then, the voltage vector distributor determines a solution of the voltage vector distribution by the strategy proposed in section 3, and then sends the desired voltage vectors of inverter1 and inverter2, namely, − u * s1 and − u * s2 , respectively, to the corresponding SVPWM operators.
B. SIMULATION ANALYSES
To validate the proposed control methods, we conducted a simulation of the drive system on the MATLAB/Simulink platform. The parameters of the hardware circuit are set up according to Table 5 , and the controller parameters are set up according to Table 6 . The desired output power of inverter1 P * inv1 is set to 20 kW and kept constant. An additional motor speed controller under the PI control law was introduced to generate the desired torque T * e to make the motor speed follow the preset value. However, this motor speed controller is not necessary for an electric vehicle in practice; thus, it is not included in Figure 11 .
We also ran a simulation on a contrast model whose parameters are the same as the proposed drive system. However, its strategy can only distribute the voltage vectors linearly, which means the voltage vector distribution solution is allocated only on the line of the desired motor's stator voltage vector − u * s . Specifically, it gives the desired voltage vectors of the two inverters as follows:
By changing the value of the coefficient k, different powersharing ratios between the two inverters can be realized. In fact, this is a common method for a dual inverter configuration. The optimum inverter utilization control method proposed in [13] and the multilevel modulation strategy proposed in [17] have the same essence as this contrast model. This kind of method has a simple structure and less computation. However, the linear distribution of the voltage vector ignores the effects of the motor's power factor angle, resulting in the restriction of the power-sharing range between the two inverters and the underutilization of the feasible region of the finished. Thus, the conditions of light-load and heavy-load in the low-speed, and the high-speed condition, and the conditions of acceleration and deceleration of the drive system were all tested.
The expected and actual rotational speeds of the motor are shown in Figure 12(a) ; the desired torque, electromagnetic torque, and load torque of the motor are shown in Figure 12(b) .
From Figure 12 (a), we can see the motor's rotary speed could smoothly and accurately follow the desired value. There are only two slight fluctuations at 0.05 s and 0.2 s when the load torque suddenly changed. Figure 12 (b) also shows that the electromagnetic torque could follow the desired value precisely with the fluctuation limited in 5 Nm. Compared to the multi-level current hysteresis modulation we proposed in [23] for this configuration, the fluctuation of motor's electromagnetic torque was approximately 50% lower. While the torque fluctuation almost holds constant in multilevel current hysteresis modulation, it decreases when the torque value decreases under the dual SVPWM scheme, which enhances the control accuracy in light-load condition.
Local waveforms of phase A's voltage and current are shown in Figure 13 , sampled from 0.6-0.61 s of the simulation time.
Theoretically, the level number of the motor's phase voltage under the dual SVPWM scheme is increased from 5 to 9 compared to the single SVPWM scheme. Furthermore, there are even more phase voltage levels when the DC-bus voltages of two power sources are unequal. Thus, in Figure 13 , the waveform of phase A's voltage is closer to the sine wave than the waveform of a single inverter system. Due to the precise phase voltage control, the current ripple was reduced significantly.
Inverter1's output power of the proposed strategy and the contrast model are shown in Figure 14 (a). The output power of the two inverters under the proposed strategy is shown in Figure 14(b) .
From Figure 14 (a) we can observe, while the desired output power of inverter1 P * inv1 is fixed at 20 kW, inverter1's output power P inv1 could stay in the tolerance range under most circumstances as expected. However, in some cases P inv1 could not follow P * inv1 well. During the first 0.05 s before the load torque was applied and after 0.75 s when the motor was decelerating, P inv1 was limited by the low electromagnetic torque. When the electromagnetic torque is too low, the amplitude of the motor's stator current vector − i s is not large enough to allocate sufficient power to inverter1. The stator current is the medium of power transfer through the motor; thus, a stator current vector with enough amplitude is necessary for the power distribution between two power sources. During 0.47-0.5 s, P inv1 went beyond the upper boundary of its tolerance range. At that time, the motor was accelerating so that the electromagnetic torque and the amplitude of − i s were relatively high. Along with the high back electromotive force due to the high rotor speed, the motor's stator voltage vector − u s was nearly saturated. In other words, hexagon1 and hexagon2 barely overlapped. Thus, the power-sharing range was severely limited, and inverter1 was forced to output a higher power to meet the driving demand. In addition, we can see the proposed strategy has a better performance in inverter1's power following than that of the contrast model. The time proportion of P inv1 within the tolerance range is larger, and P inv1 is closer to P * inv1 when it is outside of the tolerance range.
As shown in Figure 14 (b), the motor's input power was determined by its speed and electromagnetic torque. It was shared by the output power of two inverters. While P inv1 was set to follow P * inv1 , inverter2's output power P inv2 compensated the power notch or absorbed the excess power. In some cases when P inv1 was more than the motor's requirement, P inv2 was negative, meaning inverter2 was absorbing power. That is, power source1 was charging power source2 through the motor.
We define the serial number voltage vector distribution mode to specify the methods and status of the voltage vector distribution. The relations between the serial number and voltage vector distribution status are listed in Table 7 . The variation of this serial number during the simulation is shown in Figure 15 . As Figure 15 shows, under most circumstances, the solutions of the dual-saturated vector pattern and the basic voltage vector pattern are selected to lower the inverter switching frequency. It can be inferred that the narrower the tolerance range of P inv1 is, the larger the proportion that the singlesaturated vector pattern takes. In this simulation, the selection of the linear-saturated method never occurred because the DC-bus voltages of the two power sources were high enough, so the motor's expected voltage vector − u * s could always be integrally synthesized. In addition, while under the basic voltage vector pattern and the single-saturated vector pattern, the inverter outputting the basic vectors or saturated vectors was shifted between inverter1 and inverter2 frequently, so that the switching duty and voltage load of the two inverters were well balanced.
The scatter diagram of the two inverters' voltage vector distribution in the stationary DQ plane are shown in Figure 16 It can be observed in Figure 16 that the voltage vectors sampled, marked as ''x'', were all inside the modulation range of the corresponding inverter, indicated by the dashed hexagon, as expected. Because the DC-bus voltages of the two power sources are different, the sizes of the two hexagons are not equal. The voltage vector distribution characteristics of the two inverters are very similar; thus, the duty of the two inverters was well balanced. A large proportion of the sampled voltage vectors are spread over the edges of the hexagons, and many of them overlapped at the vertexes and the center of the hexagons, marked with circles. That indicates a large number of basic voltage vectors and saturated voltage vectors are used to reduce switch commutations in SVPWM cycles.
From Figure 17 (a), we can observe the total switching frequency of inverter devices under the proposed strategy is under 60 kHz during most of the simulation time. Only when the motor was in the high-load condition, the switching frequency rose to approximately 80 kHz. It is approximately 35% lower than the contrast model. Moreover, the traditional single inverter drive system has a switching frequency of 60 kHz with the same SVPWM switching cycle. Thus, the dual-inverter system under the proposed strategy is very competitive in lowering the inverter switching frequency, as well as the inverter switching loss, which can be observed in Figure 17(b) .
We define inverter1's power-sharing ratio as r, which represents the ratio of inverter1's output power P inv1 and the motor's input power P mot , shown as follows:
When r > 1, meaning that P inv1 > P mot , power source1 charges power source2 through the motor. Similarly, when r < 0, meaning that P inv1 < 0, power source2 charges power source1. When we have 0 ≤ r ≤ 1, both the power sources output power to the motor in the specific ratio.
In each certain operating point of the motor, there is a range of r. By simulating with various operating points, we can obtain the upper and lower boundaries of r in the whole operating range of the motor, as shown in Figure 18 (a) and (b), respectively. The X-axis and Y-axis represent the motor's rotation speed and output torque, respectively, while the Z-axis represents the upper and lower boundaries of r. To display the surface more clearly, we rotate the surface in Figure 18 (a) 180 degrees around the Z-axis. The areas with r = 0 in Figure 18 (a) and with r = 1 in Figure 18 (b) represent the areas outside of the motor's operating range.
From Figure 18 , we can see that the range of inverter1's power-sharing ratio r is relatively wide in low speed and light load areas. Especially in the area with a speed lower than 2000 r/min, inverter1's power-sharing ratio can reach up to 3 and down to -1.5. That is because when the amplitude of the motor's stator voltage vector − u s is relatively low, the feasible region of the voltage vector distribution can be very broad, which leaves a large margin in the two inverter's voltage vectors and expands the range of power sharing. In contrast, when the motor is in high speed or heavy load operating conditions, the stator voltage vector − u s is relatively high, resulting in a tiny feasible region of the voltage vector distribution and a narrow range of power sharing. It is important to note that in this simulation, the DC-bus voltage of power source1 is higher than that of power source2, which has an unfavorable influence on the range of inverter1's power-sharing ratio r. With equal DC-bus voltages, inverter1's power-sharing ratio r will have an even larger range than the current results indicate.
V. CONCLUSIONS
The OW-PMSM drive system fed by a dual inverter with two independent power sources is studied in this paper. The principles and mathematical model of the dual inverter's voltage vector distribution and power flow are discussed. Based on the dual SVPWM control scheme, four voltage vector distribution patterns have been proposed, with their selection strategy selecting the optimal solution according to the operating conditions. By using specific basic voltage vectors and saturated voltage vectors, the power-sharing demand is met while the inverter switching frequency is lowered. Finally, 54924 VOLUME 6, 2018 a detailed simulation of the drive system has been executed to validate the proposed control strategy, and the power-sharing range is discussed.
The proposed voltage vector distribution strategy is based on the analyses of the overlapping area of the two inverters' modulation ranges. The interaction of the two inverters' modulation capability is considered comprehensively. Every vertex and every side of the feasible region of the voltage vector distribution is covered so that this feasible region is fully utilized and the range of power sharing between the two inverters is maximized. The wide usage of basic and saturated voltage vectors lowers the inverter switching frequency and relieves the defect of high inverter loss of the dual inverter configuration. By programming the power flow properly, this system can also handle the energy management between the two power sources in electric vehicles. The dual-inverter OW-PMSM drive system with two isolated power sources could be a competitive candidate for electric vehicle applications.
However, there is also some room for improvement. The proposed strategy only takes the active power of two inverters into consideration when managing the power flow between two power sources. Though the active power of two inverters can be controlled precisely, their reactive power may have considerable fluctuation, which could cause current ripple and power fluctuation of the power sources. The current solution is to implement a large capacitor to filter the fluctuation caused by the uncontrolled reactive power, which will increase the system cost and volume. In addition, the proposed method requires very accurate real-time measurements on DC-bus voltages of two inverters to determine the boundary of the feasible region of the voltage vector distribution. The control effect is sensitive to the accuracy of voltage measurements. As aforementioned, this strategy has a considerable computational complexity, which requires a highperformance processor in practical application.
Future research will be directed towards the current control strategy for this configuration to optimize the overall efficiency and the power-sharing ranges in different operating conditions. In addition, the energy management strategy matched with this drive system for electric vehicles will be studied. After solving the existing practical issues, a bench test of the drive system will be executed to validate the proposed strategy. 
